This paper describes a way of testing both wrapped cores and TAPed cores within a System On a Chip (SoC) with the same Test Access Mechanism (TAM). The TAM'S architecture, which is dynamically reconjigurable, scalable andjexible, is named CAS-BUS and have a central conlrollel: All the cores can be tested this way in the same session through a modijied Boundaty Scan Test Access Port.
Introduction
Testing Systems on a Chip (SoCs) is one of the challenges of the new century. SoC test feature standards are currently under development [I] , such as core wrappers (P1500 wrappers) and core test language (CTI-). Given the increasing density of integration in the new chips, it becomes harder to have access, for test purpose, to the core 110s because these cores are deeply embedded in the SOC. Thus defining new Test Access Mechanisms (TAMs) for SoCs becomes a common need. The TAM will not be standardized unlike the core wrapper or the test language. Defining a test access mechanism is then left to the SoC integrator depending on chip constraints.
A PlSOO compliant reconfigurable TAM architecture named CAS-BUS has been presented in [2] . This architecture is controlled through IEEE 1149.1 features [3] and is both PI500 compliant (in its current status) at core level and 1 149.1 compliant at SoC level.
Some TAMs, like the CAS-BUS TAM, are integrated in SoCs with wrapped cores, PlSOO or proprietary wrappers [4] , [SI, [6] . Some others are used for testing TAYed cores [7] , [8] , [9] . But, to our knowledge, none of the existing *This work has been partly supported by MEDEA-SMT Project t Corresponding author
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TAMs simultaneously deals with wrapped cores and TAPed cores integrated in the same SOC. However, a system integrator may need to use in a SoC some TAPed cores with P1500 wrapped cores. These TAPed cores can be primarily designed as stand-alone chips. In order to keep the time to market of the SoC as short as possible, time cannot be spent on redesigning each TAPed core giving away the boundary scan features and replacing them with P1500 wrappers. On the other hand, a TAPed core cannot simply be wrapped on top of 1 149.1 features, because of area overhead reasons as well as problems with the hierarchical global test control, which can lead to violations of the IEEE 1149.1 standard.
We present in this paper a way of testing SoCs including both wrapped cores and TAPecl cores with a unique Test Access Mechanism. The CAS-BUS TAM, enhanced for TAPed cores testing needs, keeps its capabilities. It remains reconfigurable, scalable, flexible and compliant with the PI500 and 1149.1 standards. After a brief reminder of the architecture, the CAS-BUS TAM improvements will be described. The control of the overall architecture, including a modified boundary scan state machine, will then be presented. Before concluding, some benefits of this architecture will be discussed.
The CAS-BUS TAM

The CAS-BUS TAM architecture
The CAS-BUS (figure 2) is a TAM which main function is to provide access to embedded cores whatever the wrapper is. This TAM is made up of two main elements:
-a bus consisting of N wires, -a Core Access Switch (CAS) (figure 1) Each CAS selects from the N wires of the bus (ei) the P ones that will be applied to the core wrapper inputs (oil. It also connects the P outputs of the wrapper (ii) to the CAS outputs (si) . Unselected inputs (ei) The normal Boundary Scan architecture has been extended with a CAS-Wrapper Coupling Register (CWCR), as shown in figure 2. The CWCR width is equal to the number of CASes. Each bit of this register corresponds to the value of the configuration signal cf for each CAS. In our modified TAP architecture, T D I and TDO is a bus. This
T D I I T D O bus width may vary from 1 (normal Boundary
Scan architecture) to N (width of the CAS bus).
Three new instructions are needed to control the three mandatory test steps. They have been defined as Boundary Scan optional instructions. The global architecture is also dynamically reconfigurable. By correctly configuring the CASes, the test programmer can choose during each test session which core scan chains must be serialized in order to optimize their total length. The goal is to 
CAS-BUS architecture with TAPed cores
The test architecture presented above can be used when the cores within the SoC are wrapped cores. Since TAPed cores are not wrapped cores, they can only be tested through their
VOs ( T M S , T R S T , T D I , T D O and TCK).
Unlike wrapped cores, these cores include a TAP controller. Obviously this needs to define a hierarchical test architecture able to drive these TAP controllers. Moreover, configuring the TAPed cores in the chosen mode cannot be done in the same way as wrapped cores. Direct access to the wrapper shifthpdate instruction register (WIR) can be enabled, while the instruction register within the TAPed core can only be accessed through the TAP finite state machine. Thus TAPed cores and wrapped cores cannot be configured serially in the same test step.
Our goal being to test both wrapped and TAPed cores within the same test step and with the same TAM, some improvements must be made on the CAS-BUS architecture in order to solve the problems induced by the TAP controllers.
The two main improvements consist of defining on the one hand a special Core Access Switch for TAPed cores and of modifying on the other hand the central TAP controller of the CAS-BUS architecture in order to manage the hierarchical aspect of the global control.
Core Access Switch for TAPed cores
Since TAPed cores cannot be serially configured with the wrappers, a new Boundary Scan instruction named TAP-CONFIG has been added, which enables the configuration of the TAPed Cores. The configuration of the wrappers is still made by the CAS-CONFIG instruction. The TAPCAS is slightly different from the normal CAS. The CIR and the Switch remain the same, the tristates disappear and multiplexers are added. However, two kinds of TAPCAS architectures are needed, depending on the placement of the TAPed core within the SOC. In the global chaining of all the CASes, if the TAPCAS follows a CAS then the TAPCAS must have a multiplexer at its inputs. In the other cases this multiplexer is not needed.
Obviously, for the TAPCAS, P is equal to 1: the TAP-CAS is connected to T D I I T D O pair of the TAPed core.
Depending on the boundary scan instruction, test data at TAPCAS inputs can be routed differently. The different multiplexers will route these data to: 
Figure 3. SoC Test architecture controller
-the TAPCAS instruction register (CIR). This is done with the CAS-CONFIG instruction. The switch is configured like all the other switches.
-the internal instruction registers of the TAPed cores. In that case the TAP-CONFIG instruction must be loaded. A configuration word is shifted in the internal instruction registers of the TAPed cores, these registers being daisy chained. The data skip the Switch in the TAPCAS and are directly applied to the T D I input of the TAPed core. The different operations like shifting, updating, etc., are executed thanks to the TMS2 signal that drives the internal TAP controller. This signal TMS2, described in the next section, is generated from the central TAP controller. Once the internal instruction registers are updated, the TAPed cores are then in the correct test mode (bypass, INTEST, etc.) and ready for test vectors application.
-the internal data registers of the TAPed cores. When the CAS-TEST instruction is loaded, test vectors are routed from one of the N wires of the TAPCAS inputs to the T D I input, through the Switch. The test vectors are shifted in the internal test data registers (boundary scan register, bypass register...). The responses to the stimuli are then shifted out to the next core or to the SoC outputs. Here also the shifthpdate operations are controlled through TMS2. -TAP-CONFIG This instruction is needed to shift values in the instruction registers of the TAPed cores.
When this instruction is loaded and updated, the signal TAP-configure is set to one. Leaving the Run Test Idle state ( figure 3 (a) ) we enter then in the second part of the CFS-M in the Test Logic Reset 2 state. This state sets to 1 the RESET2 signal that sets the counter ( figure 3 (b) ) in the state INIT. The counter is initialized, the signal TAP-exit is set to 0. TMS2 (figure 3 (c)) will then have the same value as TMS. To synchronize the CFSM and the IFSM, which states must be equivalent to those of the second part of the CFSM, TMS must be held at 1 during five Cycles to reset the IFSM.
out from the internal test data registers and because the next test session will reset these instruction registers. The next TAP configuration step will load these registers with the right values.
Benefits and Experimental ~~~~l h
When entering in the Run Test Idle 2 state, the signal RTI2 is set to 1, Reset2 is set to 0 and if TMS is held at 0 during two cycles, the counter is put in the state EXIT. The TAP-exit signal is set to 1. This sets TMS2 to 0 and the IFSMs are no more controlled by TMS. The IFSMs are and stay in the Run Test Idle state. The counter is used not only to enable and disable IFSMs control but also to leave the second part of the CFSM.
If TMS is not held at 0 during two cycles, when the CFSM is in the Run Test Idle 2 state, the counter stays in the INIT state. The IFSMs are controlled by TMS and their current state is equivalent to the current state of the second part of the CFSM. The instruction words can be shifted in the TAPed core as they would be if placed in a classical boundary scan board.
-CAS-TEST
This instruction is used to shift in, apply and shift out test vectors to and from all the cores within the SOC. With the right configuration of the CASes and the TAPCASes, all the test data registers are connected as multiple scan chains. Internal test data registers of the TAPed cores (boundary scan or bypass registers) can be considered as internal scan chains of the PI500 wrapped cores. When updated this CAS-TEST instruction sets to 1 the signal TMS-enable and sets to 0 the signal TAP-configure. TMS controls the IFSMs through TMS2 (figure 3 (c) ). During this test step the current state of the CFSM cannot be one of those of the second part.
When leaving the Update IR state ( figure 3 (a) ), the next state must be Run Test Idle. The configuration step of the TAPed cores having left the IFSMs in the Run Test Idle state, the synchronization of the CFSM and the IFSMs is done thanks to this state. By this way, the current state of all the finite state machines of the SoC being exactly the same, shifting and applying test vectors within wrapped and TAPed cores can be made at the same time.
The IFSMs remains controlled by the CFSM until a new instruction is loaded in the Boundary Scan Instruction Register (BS IR) of the SOC. This new instruction will set to 0 the signal TMS-enable. This is equivalent to setting TM-S2 to 0 and the IFSMs are left in the state Run Test Idle.
However, while shifting this new instruction in the BS IR, unknown values are concurrently shifted in the internal instruction registers of the TAPed cores. This is not important because the test responses have already been shifted The main benefit of this new CAS-BUS architecture is that TAPed cores do not need to be tested apart from the other wrapped cores, using added test resources and hence increasing the test area overhead. TAPed cores can be tested with the CAS-BUS TAM taking advantage of the possible optimizations provided by this TAM. Test time can still be optimized through correct configuration of all CASes and TAPCASes.
With this architecture it is also possible to test only TAPed cores with the TAP-CONFIG instruction. The cores can be tested as stand-alone chips on a boundary scan board, controlled by the CFSM, because direct test access is provided to their VOs, skipping the wrapped cores. However BIST testing can not be processed within these TAPed cores. During the TAP-CONFIG step the second part of the CFSM is active. If the RUN-BIST instruction is loaded in the TAPed core, to execute the self test, the current state must be Run Test Idle 2 during many cycles, with TMS held at 0. With this CFSM, this cannot be done. In that case, after TMS is held at 0 during two cycles, the next state is Run Test Idle, in the first part of the CFSM. and then the IFSMs stop being controlled by the CFSM. If really needed, a solution could be to add a register that would be concurrently loaded with the internal instruction registers of the TAPed cores. If the RUNBIST instruction is detected in this new register, the current state remains in the Run test Idle 2 state without exiting to the main part of the CFSM.
As for the previous CAS-BUS archilecture, interconnect testing can be performed, between wrapped cores and TAPed cores, assuming that the EXTE3ST instructions are loaded.
The main features of the new TAM have been synthesized and simulated using the Synopsys tools. Some results are presented in table 1. CAS (a) corresponds to a CAS 
Conclusion
The architecture presented in this paper offers a complete solution for testing both wrapped and TAPed cores within a SoC, concurrently if needed. With the same test access mechanism, wrapped and TAPed cores can be tested, thanks to a hierarchical test control. In order to manage the TAPed cores testing, new CASes have been designed and the central TAP controller has been modified. This upgraded CAS-BUS TAM remains flexible, scalable and dynamically reconfigurable. It allows multiple trade-off regarding the choice of "ax, the number of TDIITDO couples, the kinds of CASes implementation and the CASes configurations. The area overhead induced by the TAPed core testing is not significant. The control of the global architecture is easy through a simple test access port. The architecture is both compatible with the direction of PI500 (as published so far) at core level and 1149.1 compliant at SoC level. The SoC integrator has the choice of using this architecture or the previous CAS-BUS TAM depending on the presence of TAPed cores in its SOC.
